


DRIVE INNOVATION · DELIVER EXCELLENCE>



ENABLING ADVANCED WAFER PROCESSING WITH HIGH PRODUCTIVITY SYSTEMS AND NEW MATERIALS

ASM International Analyst and Investor Technology Seminar Semicon West July 9, 2019

CAUTIONARY NOTE



Cautionary Note Regarding Forward-Looking Statements: All matters discussed in this presentation, except for any historical data, are forward-looking statements. Forward-looking statements involve risks and uncertainties that could cause actual results to differ materially from those in the forward-looking statements. These include, but are not limited to, economic conditions and trends in the semiconductor industry generally and the timing of the industry cycles specifically, currency fluctuations, corporate transactions, financing and liquidity matters, the success of restructurings, the timing of significant orders, market acceptance of new products, competitive factors, litigation involving intellectual property, shareholders or other issues, commercial and economic disruption due to natural disasters, terrorist activity, armed conflict or political instability, epidemics and other risks indicated in the Company's reports and financial statements. The Company assumes no obligation nor intends to update or revise any forward-looking statements to reflect future developments or circumstances.



OUTLINE

> Device and Technology trends driving the ALD market

- Logic
- Memory
- Patterning

> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy
 - Epi process applications
 - Intrepid ES features and benefits

> Epitaxy – Introducing Previum®

• Previum[®] features & benefits



OUTLINE

Device and Technology trends driving the ALD market

- Logic
- Memory
- Patterning


> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy
 - Epi process applications
 - Intrepid ES features and benefits

> Epitaxy – Introducing Previum®

• Previum[®] features & benefits

DEVICE AND TECHNOLOGY TRENDS DRIVING ALD MARKET



ASM



OUTLINE

> Device and Technology trends driving the ALD market

- Logic
- Memory
- Patterning

) ALD

- ASM ALD Products
- Selected applications in Logic, DRAM, 3D-NAND and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy
 - Epi process applications
 - Intrepid ES features and benefits

> Epitaxy – Introducing Previum®

• Previum[®] features & benefits

ASM PRODUCTS ALD (I)






ASM PRODUCTS ALD (II)



- > Introduced Synergis® in 2018
- New dual chamber thermal ALD reactor technology evolved from decades of ALD expertise on Pulsar and EmerALD
- > Leverages industry proven XP8 platform architecture for high productivity solutions for logic and memory applications while maintaining single wafer process control
- > Highly flexible source layout including ASM's proven solid source delivery technology
- > Ability to run clustered processes with high tool availability to lower overall cost per wafer

SYNERGIS® COMBINES KEY ALD TECHNOLOGIES






Synergis®

- Designed for optimal ALD performance:
- 1. Improve wafer thermal uniformity
- 2. Delivery of multiple low and high vapor pressure precursors for process flexibility
- 3. Manufacturability Short PM Time & High Throughput
- 4. Reduced reactor volume and improve purge efficiency


SYNERGIS® INNOVATIONS FOR FLEXIBILITY AND PERFORMANCE



ASM

SYNERGIS® ADDRESSES THE EXPANDING ALD APPLICATION SPACE





SYNERGIS® ALD: HIGHEST PERFORMANCE AT THE LOWEST COST PER WAFER

- Synergis[®] thermal ALD provides best productivity without sacrificing film performance
 - Significant reduction in capital costs and fab footprint
- Flexible platform and architecture to meet needs of sub-7 nm technologies
 - Ability to deposit metal oxides (MX), metal nitrides (NT), dielectrics (DX) and pure metals (ML)
- Adopted for multiple applications at logic and memory customers with proven HVM readiness
 - Many applications currently under development






ASM PRODUCTS PEALD AND PECVD




- High productivity single wafer tool for both PEALD and PECVD applications
- Accommodates up to 8 chambers for DCM, 16 chambers for QCM
- PEALD and PECVD can be integrated on the same platform






DCM (Dual Chamber Module)



ASM

PATTERNING SPACER APPLICATIONS


ASM



The most critical spacers may require "EUV + SDDP" integration in near future


PEALD PROCESSES FOR LOGIC APPLICATIONS





Maintaining POR position in oxide layers. Adding high quality oxideDevice shrinkage increases demand for PEALD layers


PEALD PROCESSES FOR <u>3D-NAND</u> APPLICATIONS



ASM

ASM 🛞


PEALD SIN FOR <u>3D-NAND</u> APPLICATIONS



| 17

PEALD PROCESSES FOR <u>EM</u> APPLICATIONS





• As GST chalcogenide has low resistance to heat, PEALD / PECVD which enables low temperature film deposition is widely used.



OUTLINE

> Device and Technology trends driving the ALD market

- Logic
- Memory
- Patterning

> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy
 - Epi process applications
 - Intrepid ES features and benefits

> Epitaxy – Introducing Previum®

• Previum[®] features & benefits

ASM 🍪

Photo Source: TechInsights Photo Source: TechInsights FSTO_256G 336644 BLD LM TEOS **BEOL** Low-k High throughput High throughput • Good wiw uniformity Good wiw uniformity High quality High EM: direct CMP • • Stress control No need for glue layer • Stress control •

• Growing PECVD SAM in 3D-NAND, logic, DRAM and CIS

PECVD PROCESS APPLICATIONS

OUTLINE



> Device and Technology trends driving the ALD market

- Logic
- Memory
- Patterning

> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- **>** Vertical Furnace
- > Epitaxy
 - Epi process applications
 - Intrepid ES features and benefits

> Epitaxy – Introducing Previum®

• Previum[®] features & benefits

ASM PRODUCTS FURNACE LPCVD /DIFFUSION /BATCH ALD

A412™

- Dual boat/dual reactor system
- Clustering of applications between reactors possible only vertical furnace in the market with this capability
- Up to 150 product wafer load size

A400[™] for More than Moore Devices

- Dual boat/dual reactor system
- Simultaneous handling of Dual size wafers
- Up to 150 product wafer load size

> Applications:

- Full range of applications for Logic, Memory, Power, Analog/RF and MEMS Devices
- LPCVD Silicon, SiN, TEOS, HTO
- Diffusion, Anneal, Cure, Reactive Cure
- Batch ALD (AIO, AIN, TiN, SiN, SiO, etc)



ASM 🋞

A400[™] / A412[™] FURNACE - INNOVATION



Example: LPCVD Silicon with Ultra long Preventive Maintenance Cycle

- > LPCVD Si process applications
 - UNDOPED films
 - DOPED (P,B) films
- Growing Si Power device market
- Driven by Automotive and Industrial Electronics
- This technology enables low Total Cost of Ownership (TCO) for Si Power IGBT and MOSFET devices manufacturing



Process Tube stays clean: No deposition

Preventive Maintenance item	Conventional Design	Innovative Design				
Freventive Maintenance item	Deposited thickness LPCVD Si	Deposited thickness LPCVD Si				
Process Tube Clean	@50 μm	None				
Process Liner Clean	@50 μm	@500 μm				
Thermocouple Replace and Reclaim	@50 μm	None				

Conventional	Process Tube Clean	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
	Process Liner Clean	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Design	Thermocouple Replace and Reclaim	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
←									- 3)	/ea	rs								-		
Innovative	Process Tube Clean											0									
	Process Liner Clean	1								2											
Design	Thermocouple Replace and Reclaim											0									

OUTLINE



> Device and Technology trends driving the ALD market

- Logic
- Memory
- Patterning


) ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- › Vertical Furnace
- **>** Epitaxy
 - Epi process applications
 - Intrepid ES features and benefits

> Epitaxy – Introducing Previum®

• Previum[®] features & benefits

EPI CRITICAL PROCESS APPLICATIONS




| 25

ASM

INTREPID® ES KEY DESIGN FEATURES



Low Volume Chamber with Laminar Flow



 \rightarrow Superior uniformity with low CoO

Intrepid[®] ES




AEGIS/10-PORT Gas Injection



 \rightarrow Real-time read back and active flow control


Low Mass Susceptor



→ Higher Tput w/ Fast ramp up and ramp down temp transitions

Intrepid ES delivers *isothermal* process modules for improved film performance with high throughput

Isothermal Chamber with Pyro Addition




→ 1 Quartz temp Pyro for <u>Isothermal Chamber control</u>: TTTM, MWBC → 1 Wafer Pyro for <u>Wafer Temp Control</u>, SPC and diagnostics

INTREPID[®] ES: SUPERIOR DOPANT AND THICKNESS PROFILE TUNABILITY

SiGe Thickness (A)




Low Volume Chamber with Laminar Flow




AEGIS/10-PORT Gas Injection






Laminar Flow combines with AEGIS to generate various thickness and Ge% tunability



AEGIS Allows for Ge% Profile Tuning at the far wafer edge (1.2mm)

INTREPID® ES: ISOTHERMAL CHAMBER ADVANTAGE






Controlling quartz temperature during deposition and chamber cleans has proven to show excellent WTW performance and long MWBC cycles

INTREPID[®] ES: ISOTHERMAL CHAMBER ENABLES HIGH PRODUCTIVITY






DRAM SiGe Channel process

50% Throughput increase from starting recipe compared to new optimized 25x multi-wafer clean recipe

ASM NANOSHEET DEVELOPMENT: INTERFACE TRANSITION THICKNESS MINIMIZATION



Key Requirement: Transition width between the Si and SiGe layers needs to be minimized to <5A. This width directly influences the shape of the wire/sheet after etch.



ASM isothermal chamber design + AEGIS flow control will enable customers to move forward with nanosheet development

ASM EPI ADVANTAGES



- Film tunability: low chamber volume with AEGIS = best in class thickness and dopant profile tuning
- Isothermal hot wall chamber: long MWBC cycles, cleaner chamber for defectivity, and multi-wafer clean for high throughput
- Significant push for reducing EPI costs for our customers. Continuous focus on throughput improvement, wafer edge yield, and PM extension
- > ASM hardware solutions enable current and future customer film needs

OUTLINE



> Device and Technology trends driving the ALD market

- Logic
- Memory
- Patterning

) ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy
 - Epi process applications
 - Intrepid ES features and benefits

> Epitaxy – Introducing Previum®

• Previum[®] features & benefits

PREVIUM INTEGRATED PRE-CLEAN INTRODUCTION

> What is Previum?

- It is an integrated EPI preclean offering from ASM
 - It removes 15-20 monolayers of native oxide from the initial substrate before EPI deposition.

Why is Previum Needed?


 Surface cleaning (removal of carbon and native oxide) is critical to enable high quality EPI film growth. All Advanced Logic devices run in the world today utilize an integrated preclean for highest quality EPI growth

How does Previum Process Work?


• It is based on a chemical etch process (no direct plasma)



Previum is an integrated Preclean Chamber to enable high quality EPI Film Growth



PREVIUM® PRE-CLEAN IN LOGIC PROCESS FLOW



Simplified Logic Process Flow Highlights the Need for Multiple Integrated Previum Surface Cleaning Steps


| 34

ASM

PREVIUM® PRE-CLEAN PROCESS FLOW



Previum Surface Cleaning Consists of 3 Process Recipe Steps for Carbon and Oxide Removal




Previum Process Optimized for Wafer Surface Cleaning at Low Temperatures

PREVIUM[®] PERFORMANCE: EFFECTIVENESS OF SURFACE CLEANING PROCESS



- Primary purpose of the Previum process is to remove wafer surface contamination:
 - \rightarrow Oxygen in the form of SiO₂ (either native oxide or from previous processing steps)
 - → Carbon and Nitrogen (from atmospheric contamination and/or previous processing steps)



Previum Surface Clean Shows Significant Contamination (Carbon and Oxygen) Reduction

PREVIUM® PERFORMANCE: OXIDE/NITRIDE SELECTIVITY



Device pattern wafers can have several different materials on the surface. The preclean process needs to remove oxide and carbon highly selective towards these materials.

→ Typical metric compares removal of oxide compared to nitride with a target of >10 Ox/Nit Selectivity

		Removal target Nitride wafer type	Oxide Removal (Å)	Nitride Removal (Å)	Selectivity			
Pr	revium	40A of Oxide removal Compared to PEALD nitride	43.5	0.38	114.4			


Previum Process Easily Exceeds Oxide/Nitride Selectivity Target


PREVIUM® PERFORMANCE: OXIDE REMOVAL UNIFORMITY



Oxide removal uniformity across the wafer is extremely important to achieve consistent, uniform EPI growth and uniform device performance

- Tight tolerance in within wafer removal uniformity is achieved through optimized chamber hardware:
 - → Etchant gas is evenly distributed across a specialized showerhead configuration
 - → Temperature is maintained within a range of < 1°C across the wafer using active heating and cooling components in the susceptor</p>






Atomic diameter of a Si atom is 2.6 A

Previum Uniformly Removes Oxide Across the Wafer Surface

PREVIUM® PERFORMANCE: PROCESS REPEATABILITY

Particle Performance



Average adders: 2.1, >32nm

Repeatable Oxide Removal Demonstrated with Low Defectivity

ASM

PREVIUM® INTEGRATED PRE-CLEAN SUMMARY



> Previum Integrated Surface Cleaning needed for high quality EPI film growth

- ightarrow Carbon and Oxide removal in the same process recipe in the same process chamber
- > Enables multiple EPI steps in advanced Logic Devices

> Process and hardware optimized to achieve required performance

- \rightarrow Interface contamination removal
- \rightarrow Oxide removal selectivity to Nitride
- \rightarrow Within wafer removal uniformity
- \rightarrow Wafer to wafer and defect performance



THANK YOU

